


$\mathsf{PSoC}^{\mathbb{R}}$ Programmable System-on-ChipTM

Features

- Powerful Harvard Architecture Processor
 - □ M8C Processor Speeds to 24 MHz
 - □ 8x8 Multiply, 32-Bit Accumulate
 - □ Low Power at High Speed
 - □ 2.4 to 5.25V Operating Voltage
 - □ Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
 - □ Industrial Temperature Range: -40°C to +85°C
- Advanced Peripherals (PSoC Blocks)
 - ☐ Six Rail-to-Rail Analog PSoC Blocks Provide:
 - Up to 14-Bit ADCs
 - Up to 9-Bit DACs
 - Programmable Gain Amplifiers
 - Programmable Filters and Comparators
 - □ Four Digital PSoC Blocks Provide:
 - 8 to 32-Bit Timers, Counters, and PWMs
 - · CRC and PRS Modules
 - Full-Duplex UART
 - Multiple SPI™ Masters or Slaves
 - Connectable to All GPIO Pins
 - □ Complex Peripherals by Combining Blocks
- Precision, Programmable Clocking
 - □ Internal ±2.5% 24/48 MHz Oscillator
 - □ High accuracy 24 MHz with optional 32 kHz Crystal and PLL
 - □ Optional External Oscillator, up to 24 MHz
 - □ Internal Oscillator for Watchdog and Sleep
- Flexible On-Chip Memory
 - ☐ 4K Flash Program Storage 50,000 Erase/Write Cycles
 - □ 256 Bytes SRAM Data Storage
 - □ In-System Serial Programming (ISSP)
 - □ Partial Flash Updates
 - □ Flexible Protection Modes
 - □ EEPROM Emulation in Flash
- Programmable Pin Configurations
 - □ 25 mA Sink on all GPIO
 - □ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
 - Up to Ten Analog Inputs on GPIO
 - Two 30 mA Analog Outputs on GPIO
 - □ Configurable Interrupt on All GPIO

- New CY8C24x23A PSoC Device
- □ Derived From the CY8C24x23 Device
- ☐ Low Power and Low Voltage (2.4V)
- Additional System Resources
 - □ I²C™ Slave, Master, and MultiMaster to 400 kHz
 - Watchdog and Sleep Timers
 - User-Configurable Low Voltage Detection
 - □ Integrated Supervisory Circuit
 - □ On-Chip Precision Voltage Reference
- Complete Development Tools
 - □ Free Development Software (PSoC Designer™)
 - □ Full-Featured, In-Circuit Emulator, and Programmer
 - □ Full Speed Emulation
 - □ Complex Breakpoint Structure
 - □ 128K Trace Memory





PSoC® Functional Overview

The PSoC family consists of many Mixed-Signal Array with On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with a low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, shown in Figure 1, consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows combining all the device resources into a complete custom system. The PSoC CY8C24x23A family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watchdog Timers (WDT).

Memory encompasses 4 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is required, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin can generate a system interrupt on high level, low level, and change from last read.

Digital System

The Digital System consists of 4 digital PSoC blocks. Each block is an 8-bit resource that may be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.

Figure 1. Digital System Block Diagram



Digital peripheral configurations are:

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master (one is available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks may be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This gives a choice of system resources for your application. Family resources are shown in Table 1 on page 4.




Analog System

The Analog System consists of six configurable blocks, each consisting of an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to two, with 6 to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (two and four pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6 to 9-bit resolution)
- Multiplying DACs (up to two, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram





Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks may be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master are supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in this table.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	12	4	4	12	2K	32K
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16K
CY8C24x94	49	1	4	48	2	2	6	1K	16K
CY8C24x23	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C24x23A	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C21x34	up to 28	1	4	28	0	2	4 ^a	512 Bytes	8K
CY8C21x23	16	1	4	8	0	2	4 ^a	256 Bytes	4K
CY8C20x34	up to 28	0	0	28	0	0	3 ^b	512 Bytes	8K

a. Limited analog functionality.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, refer the PSoC Programmable Sytem-on-Chip Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, refer the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Technical Training

Free PSoC technical training is available for beginners and is taught by a marketing or application engineer over the phone. PSoC training classes cover designing, debugging, advanced analog, and application-specific classes covering topics, such as PSoC and the LIN bus. Go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select Technical Training for more details.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select CYPros Consultants.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support.

Application Notes

A long list of application notes can assist you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are listed by date as default.

b. Two analog blocks and one CapSense.




Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP (refer Figure 3).

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.

Figure 3. PSoC Designer Subsystems



PSoC Designer Software Subsystems

Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports the easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows changing configurations at run time.

PSoC Designer sets up power on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming, in conjunction with the device data sheet. After the framework is generated, the user can add application-specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the seamless merging of the assembly code with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports PSoC family devices. Even if you have never worked in the C language before, the product helps you to quickly create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.



Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC through the parallel or USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, can implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware and the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other uncommon peripherals, such as DTMF Generators and Bi-Quad analog filter sections.


Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to

establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. Pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you can also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides high-level user module API functions.

Figure 4. User Module and Source Code Development Flows





The next step is to write your main program, and any sub-routine using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 2. Acronyms Used

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset

Table 2. Acronyms Used (continued)

Acronym	Description
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

Units of Measure

A unit of measure table is located in the section Electrical Specifications on page 18. Table 8 on page 14 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

Document Number: 38-12028 Rev. *I Page 7 of 56



Pinouts


This section describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

8-Pin Part Pinoutt

Table 3. Pin Definitions - 8-Pin PDIP and SOIC

Pin	Ту	ре	Pin	Description				
No.	Digital	Analog	Name	Description				
1	Ю) IO		Analog Column Mux Input and Column Output				
2	IO IO		P0[3]	Analog Column Mux Input and Column Output				
3	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*				
4	Power		Vss	Ground Connection				
5	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*				
6	Ю	I	P0[2]	Analog Column Mux Input				
7	Ю) I		Analog Column Mux Input				
8	Power		Vdd	Supply Voltage				

Figure 5. CY8C24123A 8-Pin PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for details.



Table 4. Pin Definitions - 20-Pin PDIP, SSOP, and SOIC

Pin	Ту	ре	Pin	Description				
No.	Digital	Analog	Name	Description				
1	Ю	I	P0[7]	Analog Column Mux Input				
2	Ю	Ю	P0[5]	Analog Column Mux Input and Column Output				
3	Ю	Ю	P0[3]	Analog Column Mux Input and Column Output				
4	Ю	I	P0[1]	Analog Column Mux Input				
5	Power		SMP	Switch Mode Pump (SMP) Connection to External Components required				
6	Ю		P1[7]	I2C Serial Clock (SCL)				
7	Ю		P1[5]	I2C Serial Data (SDA)				
8	Ю		P1[3]					
9	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*				
10	Power		Vss	Ground Connection.				
11	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*				
12	Ю		P1[2]					
13	Ю		P1[4]	Optional External Clock Input (EXTCLK)				
14	Ю		P1[6]					
15	Input		XRES	Active High External Reset with Internal Pull Down				
16	Ю	I	P0[0]	Analog Column Mux Input				
17	Ю	I	P0[2]	Analog Column Mux Input				
18	Ю	I	P0[4]	Analog Column Mux Input				
19	Ю	I	P0[6]	Analog Column Mux Input				
20	Power		Vdd	Supply Voltage				

Figure 6. CY8C24223A 20-Pin PSoC Device 20 **V**dd 19 **P**0[6], A,I 18 **P**0[4], A,I A, I, P0[7] A, IO, P0[5] A, IO, P0[3] A, I, P0[1] 17 P0[2], A, I **PDIP** SMP = 16 P0[0], A, I **SSOP** 15 = XRES 14 = P1[6] 13 = P1[4],EXTCLK 12 = P1[2] 11 = P1[0],XTALout,I2CSDA I2CSCL,P1[7] SOIC I2C SDA,P1[5] P1[3]

I2CSCL, XTALin, P1[1] = 9

Vss = 10

 $\label{eq:lemb} \textbf{LEGEND} \text{: A = Analog, I = Input, and O = Output.}$

Document Number: 38-12028 Rev. *I


^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for details.



Table 5. Pin Definitions - 28-Pin PDIP, SSOP, and SOIC

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	Ю	I	P0[7]	Analog Column Mux Input
2	Ю	Ю	P0[5]	Analog Column Mux Input and column output
3	10 10		P0[3]	Analog Column Mux Input and Column Output
4	Ю	I	P0[1]	Analog Column Mux Input
5	Ю		P2[7]	
6	Ю		P2[5]	
7	Ю	I	P2[3]	Direct Switched Capacitor Block Input
8	Ю	I	P2[1]	Direct Switched Capacitor Block Input
9	Power		SMP	Switch Mode Pump (SMP) Connection to External Components required
10	Ю		P1[7]	I2C Serial Clock (SCL)
11	Ю		P1[5]	I2C Serial Data (SDA)
12	Ю		P1[3]	
13	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*
14	Power	•	Vss	Ground connection.
15	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*
16	Ю		P1[2]	
17	Ю		P1[4]	Optional External Clock Input (EXTCLK)
18	Ю		P1[6]	
19	Input		XRES	Active High External Reset with Internal Pull Down
20	Ю	I	P2[0]	Direct Switched Capacitor Block Input
21	Ю	I	P2[2]	Direct Switched Capacitor Block Input
22	Ю		P2[4]	External Analog Ground (AGND)
23	Ю		P2[6]	External Voltage Reference (VRef)
24	Ю	I	P0[0]	Analog Column Mux Input
25	Ю	I	P0[2]	Analog Column Mux Input
26	Ю	I	P0[4]	Analog Column Mux Input
27	Ю	I	P0[6]	Analog Column Mux Input
28	Power		Vdd	Supply Voltage

Figure 7. CY8C24423A 28-Pin PSoC Device



 $\textbf{LEGEND} \hbox{: A = Analog, I = Input, and O = Output.}$

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable Sytem-on-Chip Technical Reference Manual* for details.



Table 6. Pin Definitions - 32-Pin QFN**

Pin	Туре		Pin	December 1 and
No.	Digital Analog		Name	Description
1	Ю		P2[7]	
2	Ю		P2[5]	
3	Ю	I	P2[3]	Direct Switched Capacitor Block Input
4	Ю	I	P2[1]	Direct Switched Capacitor Block Input
5	Power		Vss	Ground Connection
6	Power		SMP	Switch Mode Pump (SMP) Connection to External Components required
7	Ю		P1[7]	I2C Serial Clock (SCL).
8	Ю		P1[5]	I2C Serial Data (SDA).
9			NC	No Connection
10	Ю		P1[3]	
11	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*
12	Power		Vss	Ground Connection
13	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*
14	Ю		P1[2]	
15	Ю		P1[4]	Optional External Clock Input (EXTCLK)
16			NC	No Connection
17	Ю		P1[6]	
18	Input		XRES	Active High External Reset with Internal Pull Down
19	Ю	I	P2[0]	Direct Switched Capacitor Block Input
20	Ю	I	P2[2]	Direct Switched Capacitor Block Input
21	Ю		P2[4]	External Analog Ground (AGND)
22	Ю		P2[6]	External Voltage Reference (VRef)
23	Ю	I	P0[0]	Analog Column Mux Input
24	Ю	I	P0[2]	Analog Column Mux Input
25			NC	No Connection
26	Ю	I	P0[4]	Analog Column Mux Input
27	Ю	I	P0[6]	Analog Column Mux Input
28	Power	•	Vdd	Supply Voltage
29	Ю	I	P0[7]	Analog Column Mux Input
30	Ю	Ю	P0[5]	Analog Column Mux Input and Column Output
31	Ю	Ю	P0[3]	Analog Column Mux Input and Column Output
32	Ю	I	P0[1]	Analog Column Mux Input

Figure 8. CY8C24423A 32-Pin PSoC Device





Figure 9. CY8C24423A 32-Pin Sawn PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for details.

^{**} The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.




The 56-pin SSOP part is for the CY8C24000A On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. Pin Definitions - 56-Pin SSOP

Pin Type		Pin					
No.	Digital	Analog	Name	Description			
1			NC	No Connection			
2	Ю	I	P0[7]	Analog Column Mux Input			
3	Ю	I	P0[5]	Analog Column Mux Input and			
				Column Output			
4	Ю	I	P0[3]	Analog Column Mux Input and Column Output			
5	Ю	I	P0[1]	Analog Column Mux Input			
6	Ю		P2[7]				
7	Ю		P2[5]				
8	Ю	I	P2[3]	Direct Switched Capacitor Block Input			
9	Ю	I	P2[1]	Direct sWitched Capacitor Block Input			
10	Ю		P4[7]				
11	Ю		P4[5]				
12	Ю	I	P4[3]				
13	Ю	I	P4[1]				
14	OCD		OCD E	OCD Even Data IO.			
15	OCD		OCD O	OCD Odd Data Output			
16	Power		SMP	Switch Mode Pump (SMP) Connection to required External Components			
17	Ю		P3[7]				
18	Ю		P3[5]				
19	Ю		P3[3]				
20	Ю		P3[1]				
21	Ю		P5[3]				
22	Ю		P5[1]				
23	Ю		P1[7]	I2C Serial Clock (SCL)			
24	Ю		P1[5]	I2C Serial Data (SDA)			
25			NC	No Connection			
26	Ю		P1[3]				
27	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*			
28	Power		Vdd	Supply Voltage			
29			NC	No Connection			
30			NC	No Connection			
31	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*			
32	Ю		P1[2]				
33	Ю		P1[4]	Optional External Clock Input (EXTCLK)			

Figure 10. CY8C24000A 56-Pin PSoC Device



Not for Production

Document Number: 38-12028 Rev. *I Page 12 of 56



Table 7. Pin Definitions - 56-Pin SSOP (continued)

Pin			Pin	Description
No.	Digital	gital Analog		Description
34	Ю		P1[6]	
35	Ю		P5[0]	
36	Ю		P5[2]	
37	Ю		P3[0]	
38	Ю		P3[2]	
39	Ю		P3[4]	
40	Ю		P3[6]	
41	Input		XRES	Active high external reset with internal pull down.
42	OCD		HCLK	OCD high-speed clock output.
43	OCD		CCLK	OCD CPU clock output.
44	Ю		P4[0]	
45	Ю		P4[2]	
46	Ю		P4[4]	
47	Ю		P4[6]	
48	Ю	I	P2[0]	Direct switched capacitor block input.
49	Ю	I	P2[2]	Direct switched capacitor block input.
50	Ю		P2[4]	External Analog Ground (AGND).
51	Ю		P2[6]	External Voltage Reference (VRef).
52	Ю	I	P0[0]	Analog column mux input.
53	Ю	I	P0[2]	Analog column mux input and column output.
54	Ю	I	P0[4]	Analog column mux input and column output.
55	Ю	I	P0[6]	Analog column mux input.
56	Power		Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

Document Number: 38-12028 Rev. *I Page 13 of 56

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for details.



Register Reference

This section lists the registers of the CY8C24x23A PSoC device. For detailed register information, refer the *PSoC Programmable Sytem-on-Chip Reference Manual*.

Register Conventions

Abbreviations Used

The register conventions specific to this section are listed in the following table.

Table 8. Abbreviations

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and must not be accessed.



Table 9. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			СВ	
	0C			4C			8C			СС	
	0D			4D			8D			CD	
	0E			4E			8E			CE	+
	0F			4F			8F			CF	+
	10			50		ASD20CR0	90	RW		D0	+
	11		1	51		ASD20CR0 ASD20CR1	91	RW		D1	+
	12			52		ASD20CR1	92	RW		D2	+
	13			53		ASD20CR2 ASD20CR3	93	RW		D3	+
	14			54		ASC21CR0	93	RW		D3	
							-				
	15			55		ASC21CR1	95	RW	100, 050	D5	DVA
	16			56		ASC21CR2	96	RW	I2C_CFG	D6	RW
	17			57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#	OWN _OTT	67	1000		A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL Y	E9	W
DCB02DR1	29 2A	RW		6A			AA		MUL_DH	EA	R
DCB02DR2	2B	#		6B			AB	 	MUL_DL	EB	R
DCB03DR0	2C	#		6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#	1000000	6F	5,	DDIOT:	AF	51	ACC_DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	<u> </u>
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38	Ì		78	1		B8			F8	1
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	+
	3C		1	7C	1	1	BC			FC	+
	3D			7D	 		BD	-		FD	+
	งบ			טו	1		טס	1		IΓU	1

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Table 9. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 10. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
	11			51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
	12			52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
	13			53		ASD20CR3	93	RW	GDI E OU	D3	RW
	14			54		ASC21CR0	94	RW	001_2_00	D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58		A0021010	98	IXVV		D8	
	19			59			99			D9	ļ
	1A			5A			9A			DA	ļ
	1B			5B			9B			DB	ļ
	1C			5C			9C			DC	ļ
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E					OSC_GO_EN	DE	
	1F			5F			9E 9F			DF	RW RW
DDDOOFN		DW	CLK_CR0		DW				OSC_CR3 OSC_CR0	E0	RW
DBB00FN	20	RW		60	RW		A0				
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DDDO4EN	23	DW	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP		R
DBB01IN	25	RW	AMD CD4	65	DW		A5			E5	<u> </u>
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	<u> </u>
DCDOSEN	27 28	DW/	ALT_CR0	67	RW		A7		IMO TR	E7	10/
DCB02FN		RW		68			A8		_	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
DCDOOFN	2B	DW		6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	<u> </u>
DCB03OU	2E	RW		6E			AE			EE	
	2F		10000000	6F	DW	DDIODI	AF	DVA		EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDIOLTO	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	<u> </u>
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Table 10. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

[#] Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the latest electrical specifications, check if you have the most recent data sheet by visiting the web at http://www.cypress.com/psoc.

Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C, except where noted.

Refer to Table 31 on page 32 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 11. Voltage versus CPU Frequency





Figure 12. IMO Frequency Trim Options



The following table lists the units of measure that are used in this section.

Table 11. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	W	ohm
MHz	megahertz	рА	picoampere
ΜΩ	megaohm	pF	picofarad
μΑ	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μΗ	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	S	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

Document Number: 38-12028 Rev. *I Page 18 of 56



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T _A	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	1	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	1	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch-up Current	-	_	200	mA	

Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	ı	+100		The temperature rise from ambient to junction is package specific. See Table 50 on page 51. The user must limit the power consumption to comply with this requirement.

Document Number: 38-12028 Rev. *I Page 19 of 56



DC Electrical Characteristics

DC Chip-Level Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 14. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.4	-	5.25	V	See DC POR and LVD specifications, Table 29 on page 30.
I _{DD}	Supply Current	-	5	8	mA	Conditions are Vdd = 5.0 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0 . IMO = 24 MHz.
I _{DD3}	Supply Current	-	3.3	6.0	mA	Conditions are Vdd = 3.3 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0 . IMO = 24 MHz.
I _{DD27}	Supply Current	_	2	4	mA	Conditions are Vdd = $2.7V$, $T_A = 25^{\circ}C$, CPU = 0.75 MHz, SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off. SLIMO mode = 1. IMO = 6 MHz.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. ^a	-	3	6.5	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3V$, - $40^{\circ}C \le T_A \le 55^{\circ}C$, analog power = off.
I _{SBH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. ^a	_	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55°C < T _A ≤ 85°C, analog power = off.
I _{SBXTL}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. ^a	_	4	7.5	μА	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. Vdd = 3.3V, -40°C \leq T _A \leq 55°C, analog power = off.
I _{SBXTLH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. ^a	_	5	26	μА	Conditions are with properly loaded, $1\mu W$ max, 32.768 kHz crystal. Vdd = 3.3 V, $55^{\circ}C$ < $T_A \le 85^{\circ}C$, analog power = off.
V _{REF}	Reference Voltage (Bandgap)	1.28	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd > 3.0V
V _{REF27}	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.

Document Number: 38-12028 Rev. *I



DC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 15. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{ОН}	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
V _{IL}	Input Low Level	_	_	0.8	V	Vdd = 3.0 to 5.25
V_{IH}	Input High Level	2.1	_		V	Vdd = 3.0 to 5.25
V_{H}	Input Hysterisis	_	60	_	mV	
I _{IL}	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C

Table 16. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 0.4	1	_	V	IOH = 2 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
V _{OL}	Low Output Level	_	1	0.75	V	IOL = 11.25 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V _{IL}	Input Low Level	_	_	0.75	V	Vdd = 2.4 to 3.0
V _{IH}	Input High Level	2.0	_	-	V	Vdd = 2.4 to 3.0
V _H	Input Hysteresis	_	90	_	mV	
I _{IL}	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C

Document Number: 38-12028 Rev. *I Page 21 of 56



DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 17. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	_	20	_	pА	Gross tested to 1 μA
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C
V _{СМОА}	Common Mode Voltage Range Common Mode Voltage Range (high power or high opamp bias)	0.0 0.5	-	Vdd Vdd - 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	60 60 80	_	-	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	Vdd - 0.2 Vdd - 0.2 Vdd - 0.5	- - -	- - -	V V V	
V _{OLOWOA}	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	- - -	0.2 0.2 0.5	V V V	
I _{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = High Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Power = High, Opamp Bias = High Supply Voltage Rejection Ratio	- - - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	µА µА µА µА µА µА	Vss ≤ VIN ≤ (Vdd - 2.25) or
. 5 _{OA}		Ŭ.				$(Vdd - 1.25V) \le VIN \le Vdd$

Document Number: 38-12028 Rev. *I Page 22 of 56



Table 18. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5 Volts Only	- -	1.65 1.32	10 8	mV mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	_	20	ı	pА	Gross tested to 1 μA
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C
V _{CMOA}	Common Mode Voltage Range	0.2	ı	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	60 60 80	1	-	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High is 5V only	Vdd - 0.2 Vdd - 0.2 Vdd - 0.2	- - -	- - -	V V V	
V _{OLOWOA}	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	- - -	- - -	0.2 0.2 0.2	V V V	
I _{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	64	80	_	dB	$Vss \le VIN \le (Vdd - 2.25) \text{ or } \\ (Vdd - 1.25V) \le VIN \le Vdd$

Document Number: 38-12028 Rev. *I Page 23 of 56



Table 19. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5 Volts Only	_ _	1.65 1.32	10 8	mV mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	_	20	_	pА	Gross tested to 1 μA
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C
V _{CMOA}	Common Mode Voltage Range	0.2	-	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High	60 60 80	_	_	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High is 5V only	Vdd - 0.2 Vdd - 0.2 Vdd - 0.2	_ _ _	_ _ _	V V V	
V _{OLOWOA}	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	- - -	_ _ _	0.2 0.2 0.2	V V V	
I _{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	64	80	_	dB	$Vss \leq VIN \leq (Vdd - 2.25) \ or \\ (Vdd - 1.25V) \leq VIN \leq Vdd$

DC Low Power Comparator Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, respectively. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Table 20. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	ı	Vdd - 1	V
I _{SLPC}	LPC supply current	-	10	40	μΑ
V_{OSLPC}	LPC voltage offset	_	2.5	30	mV

Document Number: 38-12028 Rev. *I Page 24 of 56



DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 21. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	_	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High	_ _	1	- -	W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1		- -	V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	_ _	_ _	.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	_ _	1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	64	_	dB	V _{OUT} > (Vdd - 1.25).

Table 22. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
V_{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High	- -	1	- -	W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.0 0.5 x Vdd + 1.0		_ _	V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	_ _	_ _	0.5 x Vdd - 1.0 0.5 x Vdd - 1.0	V	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	_	0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	64	_	dB	V _{OUT} > (Vdd - 1.25)

Document Number: 38-12028 Rev. *I Page 25 of 56



Table 23. 2.7V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High	_ _	1	_ _	W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 0.2 0.5 x Vdd + 0.2		_ _	V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High		_ _	0.5 x Vdd - 0.7 0.5 x Vdd - 0.7		
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	64	_	dB	V _{OUT} > (Vdd - 1.25).

DC Switch Mode Pump Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 24. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP} 5V	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration listed in footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V _{PUMP} 3V	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration listed in footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 3.25V.
V _{PUMP} 2V	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration listed in footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 2.55V.
I _{PUMP}	Available Output Current $V_{BAT} = 1.8V$, $V_{PUMP} = 5.0V$ $V_{BAT} = 1.5V$, $V_{PUMP} = 3.25V$ $V_{BAT} = 1.3V$, $V_{PUMP} = 2.55V$	5 8 8	_ _ _	_ _ _	mA mA mA	Configuration listed in footnote. ^a SMP trip voltage is set to 5.0V. SMP trip voltage is set to 3.25V. SMP trip voltage is set to 2.55V.
V _{BAT} 5V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration listed in footnote. ^a SMP trip voltage is set to 5.0V.
V _{BAT} 3V	Input Voltage Range from Battery	1.0	_	3.3	V	Configuration listed in footnote. ^a SMP trip voltage is set to 3.25V.
V _{BAT} 2V	Input Voltage Range from Battery	1.0	_	3.0	V	Configuration listed in footnote. ^a SMP trip voltage is set to 2.55V.
V _{BATSTART}	Minimum Input Voltage from Battery to Start Pump	1.2	_	_	V	Configuration listed in footnote. ^a $0^{\circ}C \le T_{A} \le 100. \ 1.25V$ at $T_{A} = -40^{\circ}C$

Document Number: 38-12028 Rev. *I Page 26 of 56



Table 24. DC Switch Mode Pump (SMP) Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
ΔV_{PUMP_Line}	Line Regulation (over V _{BAT} range)	-	5	I	%V _O	Configuration listed in footnote. $^{\rm a}$ V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 29 on page 30.
ΔV_{PUMP_Load}	Load Regulation	_	5	ı	%V _O	Configuration listed in footnote. ^a V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 29 on page 30.
ΔV_{PUMP_Ripple}	Output Voltage Ripple (depends on capacitor/load)	_	100	-	mVpp	Configuration listed in footnote. ^a Load is 5 mA.
E ₃	Efficiency	35	50	1	%	Configuration listed in footnote. ^a Load is 5 mA. SMP trip voltage is set to 3.25V.
E ₂	Efficiency					
F _{PUMP}	Switching Frequency	_	1.3	_	MHz	
DC _{PUMP}	Switching Duty Cycle	_	50	_	%	

a. $L_1 = 2$ mH inductor, $C_1 = 10$ mF capacitor, $D_1 = S$ chottky diode. See Figure 13.

V_{BAT} Battery PSoC C1

Figure 13. Basic Switch Mode Pump Circuit



DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Table 25. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V
_	AGND = Vdd/2	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
_	AGND = 2 x BandGap	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
_	AGND = BandGap	BG - 0.009	BG + 0.008	BG + 0.016	V
_	AGND = 1.6 x BandGap	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
_	AGND Block to Block Variation (AGND = Vdd/2)	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
_	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2 P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
_	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
_	RefLo = Vdd/2 - BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
_	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

Table 26. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units			
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V			
_	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V			
_	AGND = 2 x BandGap		Not Allowed					
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V			
_	AGND = BandGap	BG - 0.009	BG + 0.005	BG + 0.015	V			
_	AGND = 1.6 x BandGap	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V			
_	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV			
_	RefHi = Vdd/2 + BandGap		Not Allowed					
-	RefHi = 3 x BandGap		Not Allowed					
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed						
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed						

Document Number: 38-12028 Rev. *I Page 28 of 56



Table 26. 3.3V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units		
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V		
_	RefHi = 3.2 x BandGap		Not Allowed				
_	RefLo = Vdd/2 - BandGap	Not Allowed					
_	RefLo = BandGap		Not Allowed				
_	RefLo = $2 \times BandGap - P2[6] (P2[6] = 0.5V)$		Not Allowed				
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed					
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V		

Table 27. 2.7V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units			
BG	Bandgap Voltage Reference	1.16	1.30	1.33	V			
_	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 + 0.01	V				
_	AGND = 2 x BandGap		Not Allowed					
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.01	P2[4]	P2[4] + 0.01	V			
_	AGND = BandGap	BG - 0.01	BG	BG + 0.015	V			
_	AGND = 1.6 x BandGap		Not Allowed					
_	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV			
_	RefHi = Vdd/2 + BandGap	Not Allowed						
_	RefHi = 3 x BandGap	Not Allowed						
_	RefHi = $2 \times BandGap + P2[6] (P2[6] = 0.5V)$		Not Allowed					
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)		Not Allowed					
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.08	P2[4] + P2[6] - 0.01	P2[4] + P2[6] + 0.06	V			
_	RefHi = 3.2 x BandGap		Not Allowed					
_	RefLo = Vdd/2 - BandGap		Not Allowed					
_	RefLo = BandGap		Not Allowed					
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed						
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)		Not Allowed					
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.05						

Document Number: 38-12028 Rev. *I Page 29 of 56



DC Analog PSoC Block Specifications

Table 29 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 28. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	_	12.2	-	kΩ	
C _{SC}	Capacitor Unit Value (Switched Capacitor)	_	80	-	fF	

DC POR, SMP, and LVD Specifications

Table 30 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the *PSoC Programmable Sytem-on-Chip Technical Reference Manual* for more information on the VLT_CR register.

Table 29. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0} V _{PPOR1} V _{PPOR2}	Vdd Value for PPOR Trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.36 2.82 4.55	2.40 2.95 4.70	V V V	Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^a 2.99 ^b 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V	
VPUMP0 VPUMP1 VPUMP2 VPUMP3 VPUMP4 VPUMP5 VPUMP6 VPUMP7	Vdd Value for SMP Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 111b	2.50 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	2.62 ^c 3.09 3.16 3.32 ^d 4.74 4.83 4.92 5.12	V V V V V	

- a. Always greater than 50 mV above $V_{\mbox{\footnotesize{PPOR}}}$ (PORLEV=00) for falling supply.
- b. Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply.
- c. Always greater than 50 mV above V_{LVD0}.
- d. Always greater than 50 mV above V_{LVD3} .

Document Number: 38-12028 Rev. *I Page 30 of 56



DC Programming Specifications

Table 31 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$, or 2.4V to 3.0V and $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 30. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRIT} E	Supply Voltage for Flash Write Operations	2.70	_	-	V	
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.1	-	-	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	_	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	_	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash _{ENP}	Flash Endurance (per block)	50,000	_	_	_	Erase/write cycles per block
Flash _{ENT}	Flash Endurance (total) ^a	1,800,000	-	-	_	Erase/write cycles
Flash _{DR}	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



AC Electrical Characteristics

AC Chip-Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 31. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 ^{a,b,c}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 12 on page 18. SLIMO mode = 0.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,c}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 12 on page 18. SLIMO mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^{a,b}	MHz	
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^{a,b,d}	MHz	Refer to the AC Digital Block Specifications.
F _{24M}	Digital PSoC Block Frequency	0	24	24.6 ^{b, d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{32K2}	External Crystal Oscillator	_	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL Frequency	_	23.986	_	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	_	_	600	ps	
T _{PLLSLEW}	PLL Lock Time	0.5	_	10	ms	
T _{PLLSLEWSLOW}	PLL Lock Time for Low Gain Setting	0.5	_	50	ms	
T _{OS}	External Crystal Oscillator Startup to 1%	ı	1700	2620	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	-	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{osacc} period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \le Vdd \le 5.5V$, $-40^{\circ}C$ $\le T_A \le 85^{\circ}C$.
Jitter32k	32 kHz Period Jitter	-	100		ns	
T _{XRST}	External Reset Pulse Width	10	_	1	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	ı	50	ı	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{a,c}	MHz	Trimmed. Using factory trim values.
Jitter24M1P	24 MHz Period Jitter (IMO) Peak-to-Peak	1	300		ps	
Jitter24M1R	24 MHz Period Jitter (IMO) Root Mean Squared	-	_	600	ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	1	_	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	_	-	μS	

Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.



Table 32. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes		
F _{IMO12}	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 12 on page 18. SLIMO mode = 1.		
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 12 or page 18. SLIMO mode = 1.		
F _{CPU1}	CPU Frequency (2.7V Nominal)	0.93	3	3.15 ^{a,b}	MHz			
F _{BLK27}	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.7 ^{a,b,c}	MHz	Refer to the AC Digital Block Specifications.		
F _{32K1}	Internal Low Speed Oscillator Frequency	8	32	96	kHz			
Jitter32k	32 kHz Period Jitter	_	150		ns			
T _{XRST}	External Reset Pulse Width	10	_	_	μS			
DC12M	12 MHz Duty Cycle	40	50	60	%			
Jitter12M1P	12 MHz Period Jitter (IMO) Peak-to-Peak	_	340		ps			
Jitter12M1R	12 MHz Period Jitter (IMO) Root Mean Squared	-	-	600	ps			
F _{MAX}	Maximum frequency of signal on row input or row output.	_	_	12.7	MHz			
T _{RAMP}	Supply Ramp Time	0	_	_	μS			

a. 2.4V < Vdd < 3.0V.

a. 2.44 v void 5.54.
 b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
 c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for User Modules.



Figure 14. PLL Lock Timing Diagram




Figure 15. PLL Lock for Low Gain Setting Timing Diagram




Figure 16. External Crystal Oscillator Startup Timing Diagram




Figure 17. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 18. 32 kHz Period Jitter (ECO) Timing Diagram





AC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 33. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Table 34. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%

90%

GPIO
Pin
Output
Voltage

TRiseF TRiseS TFallF

TFallS

Figure 19. GPIO Timing Diagram

Document Number: 38-12028 Rev. *I Page 35 of 56



AC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V and 2.7V.

Table 35. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	3.9	μS
	Power = Medium, Opamp Bias = High	_	_	0.72	μS
	Power = High, Opamp Bias = High	-	_	0.62	μS
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	5.9	μS
	Power = Medium, Opamp Bias = High	_	_	0.92	μS
	Power = High, Opamp Bias = High	_	_	0.72	μS
SR _{ROA}	Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
11071	Power = Low, Opamp Bias = Low	0.15	_	_	V/μs
	Power = Medium, Opamp Bias = High	1.7	_	_	V/μs
	Power = High, Opamp Bias = High	6.5	_	_	V/μs
SR _{FOA}	Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
1 0/1	Power = Low, Opamp Bias = Low	0.01	_	_	V/μs
	Power = Medium, Opamp Bias = High	0.5	_	_	V/μs
	Power = High, Opamp Bias = High	4.0	_	_	V/μs
BW _{OA}	Gain Bandwidth Product				
5 7.	Power = Low, Opamp Bias = Low	0.75	_	_	MHz
	Power = Medium, Opamp Bias = High	3.1	_	_	MHz
	Power = High, Opamp Bias = High	5.4	_	_	MHz
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	_	nV/rt-Hz

Table 36. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	3.92	μS
	Power = Medium, Opamp Bias = High	_	_	0.72	μS
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	5.41	μS
	Power = Medium, Opamp Bias = High	_	_	0.72	μS
SR _{ROA}	Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
1.0	Power = Low, Opamp Bias = Low	0.31	_	_	V/μs
	Power = Medium, Opamp Bias = High	2.7	_	_	V/μs
SR _{FOA}	Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	0.24	_	_	V/μs
	Power = Medium, Opamp Bias = High	1.8	_	_	V/μs
BW _{OA}	Gain Bandwidth Product				
5	Power = Low, Opamp Bias = Low	0.67	_	_	MHz
	Power = Medium, Opamp Bias = High	2.8	_	_	MHz
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	_	nV/rt-Hz

Document Number: 38-12028 Rev. *I Page 36 of 56



Table 37. 2.7V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	3.92	μS
	Power = Medium, Opamp Bias = High	_	_	0.72	μS
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	_	_	5.41	μS
	Power = Medium, Opamp Bias = High	_	_	0.72	μS
SR _{ROA}	Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	0.31	_	_	V/μs
	Power = Medium, Opamp Bias = High	2.7	_	_	V/µs
SR _{FOA}	Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)				
	Power = Low, Opamp Bias = Low	0.24	_	_	V/μs
	Power = Medium, Opamp Bias = High	1.8	_	_	V/µs
BW _{OA}	Gain Bandwidth Product				
J. (Power = Low, Opamp Bias = Low	0.67	_	_	MHz
	Power = Medium, Opamp Bias = High	2.8	_	_	MHz
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	_	nV/rt-Hz

Document Number: 38-12028 Rev. *I Page 37 of 56



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 20. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 21. Typical Opamp Noise



AC Low Power Comparator Specifications

Table 38 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, respectively. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Table 38. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	_	_	50	μS	≥ 50 mV overdrive comparator
						reference set within V _{REFLPC}

AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$, or 2.4V to 3.0V and $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 39. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 ^a	_	_	ns	
	Maximum Frequency, No Capture	_	_	49.2	MHz	4.75V < Vdd < 5.25V
	Maximum Frequency, With Capture	_	_	24.6	MHz	
Counter	Enable Pulse Width	50 ^a	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	4.75V < Vdd < 5.25V
	Maximum Frequency, Enable Input	_	_	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50 ^a	_	_	ns	
	Disable Mode	50 ^a	_	_	ns	
	Maximum Frequency	_	_	49.2	MHz	4.75V < Vdd < 5.25V
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	-	49.2	MHz	4.75V < Vdd < 5.25V
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	_	4.1	ns	
	Width of SS_Negated Between Transmissions	50 ^a	_	_	ns	
Transmitter	Maximum Input Clock Frequency	_	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2 Stop Bits	_	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	_	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2 Stop Bits	-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Document Number: 38-12028 Rev. *I Page 39 of 56



Table 40. 2.7V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V
Timer	Capture Pulse Width	100 ^a	_	_	ns	
	Maximum Frequency, With or Without Capture	_	_	12.7	MHz	
Counter	Enable Pulse Width	100 ^a	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	12.7	MHz	
	Maximum Frequency, Enable Input	_	_	12.7	MHz	
Dead	Kill Pulse Width:					
Band	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	100 ^a	_	_	ns	
	Disable Mode	100 ^a	_	_	ns	
	Maximum Frequency	_	_	12.7	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	_	12.7	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	_	12.7	MHz	
SPIM	Maximum Input Clock Frequency	-	_	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.23	ns	
	Width of SS_Negated Between Transmissions	100 ^a	_	_	ns	
Trans- mitter	Maximum Input Clock Frequency	-	_	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	_	_	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).



AC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 41. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High		_ _	2.5 2.5	μs μs
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High		_ _	2.2 2.2	μ s μ s
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High	0.65 0.65	_ _	_ _	V/μs V/μs
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High	0.65 0.65	_ _	_ _	V/μs V/μs
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.8 0.8	_ _	_ _	MHz MHz
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	300 300	_ _	_ _	kHz kHz

Table 42. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High	- -	_ _	3.8 3.8	μ s μ s
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High	- -	_ _	2.6 2.6	μs μs
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High	0.5 0.5	_ _	_ _	V/μs V/μs
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High	0.5 0.5	_ _	_ _	V/μs V/μs
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.7 0.7	_ _	_ _	MHz MHz
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	200 200	_ _	_ _	kHz kHz

Document Number: 38-12028 Rev. *I Page 41 of 56



Table 43. 2.7V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High	_ _	_ _	4 4	μ s μ s
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High			3 3	μ s μ s
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High	0.4 0.4	_ _	_ _	V/μs V/μs
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High	0.4 0.4	_ _	_ _	V/μs V/μs
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.6 0.6		_ _	MHz MHz
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	180 180	_ _	_ _	kHz kHz

AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 44. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.093	_	24.6	MHz
_	High Period	20.6	_	5300	ns
_	Low Period	20.6	_	_	ns
_	Power Up IMO to Switch	150	_	_	μS

Table 45. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency with CPU Clock divide by 1 ^a	0.093	_	12.3	MHz
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^b	0.186	_	24.6	MHz
_	High Period with CPU Clock divide by 1	41.7	_	5300	ns
_	Low Period with CPU Clock divide by 1	41.7	_	_	ns
_	Power Up IMO to Switch	150	_	_	μS

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

Document Number: 38-12028 Rev. *I Page 42 of 56

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.



Table 46. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency with CPU Clock divide by 1 ^a	0.093	-	12.3	MHz
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^b	0.186	-	12.3	MHz
_	High Period with CPU Clock divide by 1	41.7	_	5300	ns
_	Low Period with CPU Clock divide by 1	41.7	-	_	ns
_	Power Up IMO to Switch	150	-	_	μS

Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

AC Programming Specifications

Table 47 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 47. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	_	20	ns	
T _{SSCLK}	Data Setup Time to Falling Edge of SCLK	40	_	_	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	_	20	_	ms	
T _{WRITE}	Flash Block Write Time	_	20	_	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	Vdd > 3.6
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	_	_	50	ns	$3.0 \leq Vdd \leq 3.6$
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	-	_	70	ns	$2.4 \leq Vdd \leq 3.0$

AC I²C Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 48. AC Characteristics of the I²C SDA and SCL Pins for Vdd > 3.0V

Symbol	Description	Standa	rd Mode	Fast	Units	
Syllibol	Description	Min	Max	Min	Max	Ullits
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	_	1.3	_	μS
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS
T _{SUSTAI2C}	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS
T _{HDDATI2C}	Data Hold Time	0	_	0	_	μS
T _{SUDATI2C}	Data Setup Time	250	_	100 ^a	_	ns

Document Number: 38-12028 Rev. *I Page 43 of 56

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.



Table 48. AC Characteristics of the I²C SDA and SCL Pins for Vdd > 3.0V (continued)


Symbol	Description	Standa	rd Mode	Fast	Units	
Symbol Description -		Min	Max	Min	Max	Ullits
T _{SUSTOI2C}	Setup Time for STOP Condition	4.0	_	0.6	_	μS
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU;DAT} Š 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 49. AC Characteristics of the I²C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)

Symbol	Description	Standa	rd Mode	Fast	Units	
Symbol	Description	Min	Max	Min	Max	Units
F _{SCLI2C}	SCL Clock Frequency	0	100	_	_	kHz
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	_	_	μS
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	_	_	_	μS
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	_	_	μS
T _{SUSTAI2C}	Setup Time for a Repeated START Condition	4.7	_	_	_	μS
T _{HDDATI2C}	Data Hold Time	0	_	_	_	μS
T _{SUDATI2C}	Data Setup Time	250	_	_	_	ns
T _{SUSTOI2C}	Setup Time for STOP Condition	4.0	_	-	_	μS
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	_	_	_	μS
T _{SPI2C} Pulse Width of spikes are suppressed by the input filter		_	_	_	_	ns

Figure 22. Definition for Timing for Fast/Standard Mode on the I²C Bus



Document Number: 38-12028 Rev. *I Page 44 of 56




Packaging Information

This section illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

Packaging Dimensions

Figure 23. 8-Pin (300-Mil) PDIP



Page 45 of 56



1. DIMENSIONS IN INCHES[MM] MIN. MAX. PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME 0.150[3.810] 0.157[3.987] 3. REFERENCE JEDEC MS-012 0.230[5.842] 0.244[6.197] 4. PACKAGE WEIGHT 0.07gms PART# S08.15 STANDARD PKG SZ08.15 LEAD FREE PKG. 0.010[0.254] X 45° 0.016[0.406] 0.189[4.800] 0.196[4.978] 0.050[1.2<u>70]</u> BSC 0.0075[0.190] 0.0098[0.249] 0.004[0.102] 0.016[0.406] 0.035[0.889] 0.0098[0.249] 0.0138[0.350] 0.0192[0.487] 51-85066 *C

Figure 24. 8-Pin (150-Mil) SOIC

Figure 25. 20-Pin (300-Mil) Molded DIP








Figure 26. 20-Pin (210-Mil) SSOP



51-85077 *C

Figure 27. 20-Pin (300-Mil) Molded SOIC





SEE LEAD END OPTION DIMENSIONS IN INCHESIMMI MIN. REFERENCE JEDEC MO-095 0.260(6.60) 0.295(7.49) PACKAGE WEIGHT: 2.15gms PART # P28.3 STANDARD PKG. 0.030(0.76) 0.080(2.03) PZ28.3 LEAD FREE PKG. SEATING PLANE 1345(34.161 1385(35.18) 0.325(B.25) 0120[3.05] 0140[3.55] ₁ 0.140(3.55) 0.190(4.82) 0.009(0.23) (06.03510.0 0115[2,92] 3° MIN 0.01500.383 0.06001.523 0.05501.391 0.05501.551 0.310[7.87] 0.385[9.78] - SEE LEAD END OPTION LEAD END OPTION (LEAD #1, 14, 15 & 28) 51-85014 *D

Figure 28. 28-Pin (300-Mil) Molded DIP

Figure 29. 28-Pin (210-Mil) SSOP






Figure 30. 28-Pin (300-Mil) Molded SOIC





Figure 31. 32-Pin (5x5 mm) QFN



NOTES:

- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.054g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF32	STANDARD
LY32	PB-FREE

51-85188 *B



3.500 REF 5.000±0.100 -0.900±0.100 $0.250^{+0.050}_{-0.070}$ -0.200 REF PIN #1 I.D. R0.20 32 SOLDERABLE PIN 1 DOT (LASER MARK) ÈXPÔSÉD 3.500 REF 3.500±0.100 \subset 16 0.020+0.025 O 0.08 C 3.500±0.100

Figure 32. 32-Pin Sawn QFN Package


NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-220
- 3. PACKAGE WEIGHT: 0.058g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-30999 *A

Important Note For information on the preferred dimensions for mounting QFN packages, see the following application note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

Figure 33. 56-Pin (300-Mil) SSOP



Document Number: 38-12028 Rev. *I



Thermal Impedances

Table 50. Thermal Impedances per Package

Package	Typical θ _{JA} *
8 PDIP	123°C/W
8 SOIC	185°C/W
20 PDIP	109°C/W
20 SSOP	117 °C/W
20 SOIC	81°C/W
28 PDIP	69 °C/W
28 SSOP	101°C/W
28 SOIC	74 °C/W
32 QFN	22°C/W

^{*} $T_J = T_A + POWER \times \theta_{JA}$

Capacitance on Crystal Pins

Table 51. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
8 SOIC	2.0 pF
20 PDIP	3.0 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
28 PDIP	3.5 pF
28 SSOP	2.8 pF
28 SOIC	2.7 pF
32 QFN	2.0 pF

Solder Reflow Peak Temperature

The following table lists the minimum solder reflow peak temperatures to achieve good solderability.

Table 52. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature
8 PDIP	240°C	260°C
8 SOIC	240°C	260°C
20 PDIP	240°C	260°C
20 SSOP	240°C	260°C
20 SOIC	220°C	260°C
28 PDIP	240°C	260°C
28 SSOP	240°C	260°C
28 SOIC	220°C	260°C
32 QFN	240°C	260°C

^{*}Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 \pm 5°C with Sn-Pb or 245 \pm 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Document Number: 38-12028 Rev. *I Page 51 of 56



Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C24x23A family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Used by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under DESIGN RESOURCES >> Software and Drivers.

PSoC Express™

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocexpress.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free ofcharge at http://www.cypress.com/psocprogrammer.

CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board

- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I²C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- Express Development Board
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

Document Number: 38-12028 Rev. *I Page 52 of 56



CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

Accessories (Emulation and Programming)

Table 53. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit ^a	Foot Kitb	Adapter ^c
All non-QFN	All non QFN	CY3250-24X23A	CY3250-8DIP-FK, CY3250-8SOIC-FK, CY3250-20DIP-FK, CY3250-20SOIC-FK, CY3250-20SSOP-FK, CY3250-28DIP-FK, CY3250-28SOIC-FK, CY3250-28SSOP-FK	Adapters can be found at http://www.emulation.com.
CY8C24423A-24LFXI	32 QFN	CY3250-24X23AQFN	CY3250-32QFN-FK	

- a. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- Foot kit includes surface mount feet that can be soldered to the target PCB.
- Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

Third Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under DESIGN RESOURCES >> Evaluation Boards.

Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see application note AN2323 "Debugging - Build a PSoC Emulator into Your Board".

Document Number: 38-12028 Rev. *I Page 53 of 56



Ordering Information

The following table lists the CY8C24x23A PSoC device's key package features and ordering codes.


Table 54. CY8C24x23A PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
8 Pin (300 Mil) DIP	CY8C24123A-24PXI	4K	256	No		4	6	6	4	2	No
8 Pin (150 Mil) SOIC	CY8C24123A-24SXI	4K	256	No	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC (Tape and Reel)	CY8C24123A-24SXIT	4K	256	No	-40C to +85C	4	6	6	4	2	No
20 Pin (300 Mil) DIP	CY8C24223A-24PXI	4K	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP	CY8C24223A-24PVXI	4K	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24223A-24PVXIT	4K	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC	CY8C24223A-24SXI	4K	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24223A-24SXIT	4K	256	Yes	-40C to +85C	4	6	16	8	2	Yes
28 Pin (300 Mil) DIP	CY8C24423A-24PXI	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP	CY8C24423A-24PVXI	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24423A-24PVXIT	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC	CY8C24423A-24SXI	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24423A-24SXIT	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm) QFN	CY8C24423A-24LFXI	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN	CY8C24423A-24LTXI	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN (Tape and Reel)	CY8C24423A-24LTXIT	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes
56 Pin OCD SSOP	CY8C24000A-24PVXI ^a	4K	256	Yes	-40C to +85C	4	6	24	10	2	Yes

a. This part may be used for in-circuit debugging. It is NOT available for production

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Ordering Code Definitions



Document Number: 38-12028 Rev. *I



Document History Page

Docu	Document Title: CY8C24123A, CY8C24223A, CY8C24423A PSoC [®] Programmable System-on-Chip™ Document Number: 38-12028							
Rev.	ECN	Orig. of Change	Submission Date	Description of Change				
**	236409	SFV	See ECN	New silicon and new document – Preliminary Data Sheet.				
*A	247589	SFV	See ECN	Changed the title to read "Final" data sheet. Updated Electrical Specifications chapter.				
*B	261711	HMT	See ECN	Input all SFV memo changes. Updated Electrical Specifications chapter.				
*C	279731	НМТ	See ECN	Update Electrical Specifications chapter, including 2.7 VIL DC GPIO spec. Add Solder Reflow Peak Temperature table. Clean up pinouts and fine tune wording and format throughout.				
*D	352614	НМТ	See ECN	Add new color and CY logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications. Re-add ISSP pinout identifier. Delete Electrical Specification sentence re: devices running at greater than 12 MHz. Update Solder Reflow Peak Temperature table. Fix CY.com URLs. Update CY copyright.				
*E	424036	НМТ	See ECN	Fix SMP 8-pin SOIC error in Feature and Order table. Update 32-pin QFN E-Pad dimensions and rev. *A. Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Add OCD non-production pinout and package diagram. Update CY branding and QFN convention. Update package diagram revisions.				
*F	521439	HMT	See ECN	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table.				
*G	2256806	UVS/PYRS	See ECN	Added Sawn pin information.				
*H	2425586	DSO/AESA	See ECN	Corrected Ordering Information to include CY8C24423A-24LTXI and CY8C24423A-24LTXIT				
*	2619935	OGNE/AESA	12/11/2008	Changed title to "CY8C24123A, CY8C24223A, CY8C24423A PSoC® Programmable System-on-Chip™" Updated package diagram 001-30999 to *A. Added note on digital signaling in DC Analog Reference Specifications on page 28. Added Die Sales information note to Ordering Information on page 54.				

Document Number: 38-12028 Rev. *I Page 55 of 56



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12028 Rev. *I

Revised December 11, 2008

Page 56 of 56